
								F	REVIS	IONS										
LTR					D	ESCF	RIPTIO	N					DA	ATE (Y	R-MO-	DA)		APPF	ROVED)
Α	Add char	device	e type nrough	02. Ao	dd pac	kage `	Y. Cor	rect ta	ble I, I	CC. E	ditorial		92-0	1-16			Moni	ica Po	elking	
В	Cha	changes throughout. Changes in accordance with NOR 5962-R058-94 93-12-02 Tim Noh																		
С	Cha	nges ii	n acco	ordance	e with	NOR 5	5962-F	R025-9	95				94-1	1-15			Thor	nas M.	. Hess	
D	Add	Changes in accordance with NOR 5962-R025-95 Add device 03. Editorial changes throughout.									95-0	9-26			Mon	ica Po	elking			
SHEET																				
SHEET	D 15	D 16	D 17	D 18	D 19	D 20	D 21	D 22	D 23	D 24	D 25									
SHEET REV SHEET REV STAT	15 US				19							D	D	D	D	D	D	D	D	[
SHEET REV SHEET REV STAT	15 US			18 RE	19		21	22	23	24	25	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	
SHEET REV SHEET REV STAT DF SHEET	15 US			18 RE' SHI	19 V	20 BY	21 D	22 D	23 D	24 D	25 D 5	6	7 SE EL	8 ECTR	9 ONIC	10	11	12	13	
SHEET REV SHEET REV STAT DF SHEET PMIC N/A STA MICR	15 OCIR	16 RD CUI	17	18 RE' SHI PRE Todd	19 V EET PAREC	20 D BY eek	21 D	22 D	23 D	24 D	25 D 5	6	7 SE EL	8 ECTR	9 ONIC	10	11	12	13	
SHEET REV SHEET REV STAT DF SHEET PMIC N/A STA MICR DR	ANDA OCIR AWING IS A USE BY	RD CUI' IG	17 T	18 RE' SHI PRE Todo CHE Ray	19 V EET PARECID. Cre	20 D BY eek BY n	21 D	22 D	23 D	24 D 4	25 D 5 ROCI	6 EFENS	7 SE EL DA	8 ECTRAYTON	9 ONIC N, OH	10 SS SUF IO 45	11 PPLY (444 2-BIT) SYS	12 CENTE	13 ER	1
MICR DR THIS DRAW FOR DEP	ANDA OCIR RAWIN VING IS A USE BY DEPARTMENT	RD CUI' IG WAILA ALL ITS OF THE	17 T BLE	18 RE' SHI PRE Todo CHE Ray APP Mic	19 V EET PAREL D. Cre CKED / Monni ROVEI	20 D BY eek BY n	21 D	22 D 2	23 D	24 D 4 MIC COI PEF	25 D 5 ROCI	RCUI PLLER	7 DA T, DIC WITI S, MO	8 ECTR AYTOM GITAL H INT NOLI	9 ONIC N, OH	10 SS SUFIO 45	2-BIT O SYSTON	12 CENTE DMA ΓEM S	13	I 1
SHEET REV SHEET REV STAT DF SHEET PMIC N/A STA MICR DR THIS DRAW FOR DEP AND AG DEPARTM	ANDA OCIR RAWIN VING IS A USE BY DEPARTMENT	RD CUI' IG WAILA ALL ITS OF THE	17 T BLE	18 RE' SHI PRE Todo CHE Ray APP Mic DRA 89-1	19 V EET PAREL D. Cre CKED / Monni ROVEI hael Fr	20 D BY D BY n D BY ye	21 D 1	22 D 2	23 D	24 D 4 MIC COI PEF	25 D 5 ROCI	RCUI PLLER RALS	7 SE EL DA	ECTR AYTON GITAL H INT NOLI	9 ONIC N, OH	10 SS SUFIO 45	11 PPLY (444 2-BIT) SYS	12 CENTE DMA ΓEM S	13	1

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	<u>Frequency</u>
01	82380	32-bit DMA controller with integrated system support peripherals	16 MHz
02	82380	32-bit DMA controller with integrated system support peripherals	20 MHz
03	82380	32-bit DMA controller with integrated system support peripherals	25 MHz

1.2.2 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Y	See figure 1	164	Leaded chip carrier leads
Z	CMGA6-P132	132	Pin grid array package

1.2.3 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein). Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings.

Storage temperature range	-65°C to +150°C
Voltage on any pin with respect to ground	-0.5 V dc to +6.5 V dc
Power dissipation (P _D)	2.0 W
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (Θ_{1C}):	
Case Z	See MIL-STD-1835
Case Y	+8° C/W
Junction temperature (T _{,J})	+175°C

1.4 Recommended operating conditions.

Case operating temperature range (T_C) ------ -55°C to +125°C supply voltage range (V_C) ------ +4.75 V dc to +5.25 V dc

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and bulletin</u>. Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-I-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 2

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.
MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-I-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-I-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-I-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full (case or ambient) operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
 - 3.8 Notification of change. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 3

		TABLE I. Electrical performance	characteristics.				
Test	Symbol	Conditions -55° C ≤ T _C ≤ +125° C unless otherwise specified	Group A subgroups	Devic type	Limi	its	Unit
		unless otherwise specified			Min	Max	
Input low voltage	V _{IL}		1,2,3	All	-0.3 <u>1</u> /	0.8	V
Input high voltage	V _{IH}		1,2,3		2.0	1/ V _{CC} +0.3	V
CLK2 input low voltage	V _{ILC}		1,2,3		-0.3 <u>1</u> /	0.8	V
CLK2 input high voltage	V _{IHC}		1,2,3		V _{CC} - 0.8	V _{CC} +0.3 <u>1</u> /	V
Output low voltage	V _{OL}	I _{OL} = 4 mA: A ₂ -A ₃₁ , D ₀ -D ₃₁ , I _{OL} = 5 mA: all others	1,2,3			0.45	V
Output high voltage	V _{OH}	I _{OH} = -1 mA: A ₂ -A ₃₁ , D ₀ -D ₃₁ , I _{OH} = -0.9 mA: all others	1,2,3		2.4		V
Input leakage current	ILI	All inputs except: IRQ11- -IRQ23, EOP, TOUT2/IRQ3 DREQ4, 0 < V _{IN} < V _{CC}	1,2,3		-15	+15	μА
Input leakage current	I _{LI1}	Inputs: IRQ11 - IRQ23 EOP, TOUT2/IRQ3, DREQ4 0 < V _{IN} < V _{CC} 2/	1,2,3			-325	μА
Output leakage current	I _{LO}	0 < V _{OUT} < V _{CC}	1,2,3		-15	+15	μA
Supply current	I _{CC}	CLK2 = 32 MHz	1,2,3	01		240	mA
		CLK2 = 40 MHz 3/	_	02		248	<u> </u>
		CLK2 = 50 Mhz		03		375	
Input capacitance	Cl	f = 1 MHz See 4.3.1c	4	All		12	pF
CLK2 input capacitance	C _{CLK}		4	All		20	pF
Functional tests		4.75 V ≤ V _{CC} ≤ 5.25 V See 4.3.1d	7,8	All			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 4

	TAE	BLE I. Electrical performance chara	acteristics - Cont	inued.			
Test	Symbol	Conditions -55° C ≤ T _C ≤ +125° C	Group A	Device	Limits		Unit
		-55° C ≤ T _C ≤ +125° C V _{CC} = 5 V ±5% unless otherwise specified	subgroups	types	Min	Max	
Operating frequency	f_{MAX}	See figure 4	9,10,11	01 02	4	16 20	MHz
CLK2 period time	t ₁		9,10,11	01 02 03	31.25 25 20	125 125 125	ns
CLK2 high time	t _{2a}	Measured at 2.0 V See figure 4	9,10,11	01 02 03	9 8 7		ns
CLK2 high time 1/	t _{2b}	Measured at V _{CC} -0.8 V See figure 4	9,10,11	01 02 03	5 5 4		ns
CLK2 low time	t _{3a}	Measured at 2.0 V See figure 4	9,10,11	01 02 03	9 8 7		ns
CLK2 low time 1/	t _{3b}	Measured at 0.8 V See figure 4	9,10,11	01 02 03	7 6 4		ns
CLK2 fall time 1/	t ₄	Measured from V _{CC} -0.8 V to 0.8 V, see figure 4	9,10,11	01 02 03		8 8 7	ns
CLK2 rise time 1/	t ₅	Measured from 0.8 V to V _{CC} -0.8 V, see figure 4	9,10,11	01 02 03		8 8 7	ns
A ₂ -A ₃₁ , BE ₀ -BE ₃ , EDACK ₀ -EDACK ₂ valid delay	t ₆	See figure 4	9,10,11	01	4	36 30	ns
		+		03	4	20	-
A ₂ -A ₃₁ , BE ₀ -BE ₃ , float delay <u>1</u> /	t ₇		9,10,11	01	4	32	ns
A ₂ -A ₃₁ , BE ₀ -BE ₃ , setup times	t ₈		9,10,11	All	6	02	ns
A ₂ -A ₃₁ , BE ₀ -BE ₃ , hold time	t ₉		9,10,11	All	4		ns
W/R, M/lO, D/C valid delay	t ₁₀		9,10,11	01 02 03	6 6 4	33 28 20	ns
W/R, M/IO, D/C float 1/ delay	t ₁₁		9,10,11	01 02 03	4 4 4	35 30 29	ns
W/R, M/IO, D/C setup	t ₁₂		9,10,11	All	6	20	ns

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 5

	Conditions				Limits		T.,
Test	Symbol	-55° C ≤ T _C ≤ +125° C V _{CC} = 5 V ±5% unless otherwise specified	Group A subgroups	Device types	Min	Max	Unit
W/R, M/IO, D/C hold time	t ₁₃	See figure 4	9,10,11	All	4		ns
ADS valid delay	t ₁₄	-	9,10,11	01 02	6	33 28	ns
ADS float delay <u>1</u> /	t ₁₅		9,10,11	03	4	19 35	ns
_		<u> </u>		02	4	30 29	-
ADS setup time	^t 16		9,10,11	01 02 03	21 15 12		ns -
ADS hold time	t ₁₇		9,10,11	All	4		ns
Slave mode D ₀ -D ₃₁ read	t ₁₈	_	9,10,11	01 02	3 4	46 46	ns
Slave mode D ₀ -D ₃₁ read float delay <u>1</u> /	t ₁₉	_	9,10,11	03	6	31 35	ns
float delay 1/	10	_		02 03	6	29 21	-
Slave mode D ₀ -D ₃₁ write setup time	t ₂₀		9,10,11	01 02 03	31 29 20		ns
Slave mode D ₀ -D ₃₁ write hold time	t ₂₁	_	9,10,11	01 02	26 26		_ ns
Master mode D ₀ -D ₃₁ write valid delay	t ₂₂	1	9,10,11	03 01 02	4 4	48	ns
	t ₂₃	_	9,10,11	03	6	27 35	ns
Master mode D ₀ -D ₃₁ write float delay 1/	23	_		02	4	27 19	-
Master mode D ₀ -D ₃₁ read setup time	t ₂₄		9,10,11	01 02 03	11 11 7		ns -
Master mode D ₀ -D ₃₁ read hold time	t ₂₅	_	9,10,11	01 02	6		ns
READY setup time	t ₂₆	_	9,10,11	03 01 02	21 12		ns
READY hold time	t ₂₇	1	9,10,11	03 All	9		ns
WSC0-WSC1 setup time	t ₂₈	_	9,10,11	All	6		ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 6

	TAE	BLE I. Electrical performance cha	aracteristics - Cont	inued.			
Test	Symbol	Conditions -55° C ≤ T _C ≤ +125° C	Group A	Device	Limit	is	Unit
		-55° C s T _C s +125° C V _{CC} = 5 V ±5% unless otherwise specified	subgroups	types	Min	Max	<u> </u>
WSC0-WSC1 hold time	t ₂₉	See figure 4	9,10,11	01 02	21 21		ns
-				03	15		_
RESET hold time	t ₃₀		9,10,11	01 02	4		ns
		_	0.40.44	03	4		1
RESET setup time	t ₃₁		9,10,11	01 02 03	13 12 9		ns _
READY0 valid delay	t ₃₂		9,10,11	01	4	31	ns
	52	_		02 03	3	28 21	
CPU reset delay	t ₃₃		9,10,11	01 02	2	18 16	ns
		<u> </u> 		03	2	14	-
Hold delay	t ₃₄		9,10,11	01 02	5	33 30	ns
HLDA setup time	t	_	9,10,11	03	21	22	ns
TILDA Setup time	t ₃₅		3,10,11	02	17		_ 113
HLDA hold time	t ₃₆		9,10,11	01	6		ns
		<u> </u>		02 03	6 4		-
EOP setup time	t _{37a}		9,10,11	01 02	21 17		ns
				03	13		1
EOP hold time	t _{38a}	<u> </u>	9,10,11	All	4		ns
EOP setup time	t _{37b}		9,10,11	01 02	11 11		ns
				03	10		1
EOP hold time	t _{38b}		9,10,11	01 02 03	11		ns _
EOP valid delay	t ₃₉	†	9,10,11	01	10 5	38	ns
	-39			02	5 4	30	-
EOP float delay 1/	t ₄₀		9,10,11	01	5	40	ns
				02 03	5 4	32 21	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 7

Test	Symbol	Conditions	Group A	Device	Limit	ts	Unit
	Cymbol	-55° C ≤ T _C ≤ +125° C V _{CC} = 5 V ±5% unless otherwise specified	subgroups	types	Min	Max	
DREQ setup time	t _{41a}	Synchronous See figure 4	9,10,11	01 02	21 19		ns
				03	17		
DREQ hold time	t _{42a}		9,10,11	All	4		ns
DREQ setup time	t _{41b}		9,10,11	01	11		ns
				02	11		_
DDEO hald the		<u> </u>	0.40.44		44		
DREQ hold time	t _{42b}		9,10,11	01	11		_ ns
				03	10		
INT valid delay	t ₄₃	See figure 4	9,10,11	All		500	ns
NA 4 C		0 " 1	0.40.44	0.4			
NA setup time	t ₄₄	See figure 4	9,10,11	01 02	11		ns
				03	7		-
NA hold time	+		9,10,11	01	15		ns
NA HOIG WITE	t ₄₅		9,10,11	02	15		113
				03	8		
CLKIN frequency	t ₄₆		9,10,11	All	<u>1</u> / 0	10	MHz
CLKIN high time	t ₄₇	Measured at 2.0 V See figure 4	9,10,11	All	30		ns
CLKIN low time	t ₄₈	Measured at 0.8 V See figure 4	9,10,11	All	50		ns
CLKIN rise time 1/	t ₄₉	Measured from 0.8 V to V _{CC} -0.8 V, see figure 4	9,10,11	All		10	ns
CLKIN fall time 1/	t ₅₀	Measured from V _{CC} -0.8 V to 0.8 V	9,10,11	All		10	ns
TOUT1/REF valid from	+	See figure 4 4/	9,10,11	01	4	36	ns
CLK2	t ₅₁	Gee figure 4 4	3,10,11	02	4	30	_ 113
		_		03	4	20	
TOUT1/REF valid from	+		9,10,11	01	3	93	ns
CLKIN	t ₅₂		9,10,11	02	3	93	113
		_		03	3	90	
TOUT2 valid delay	t		9,10,11	01	3	93	ns
10012 valid dolay	t ₅₃		0,10,11	02	3	93	
		_		03	3	90	
TOUT2 float delay	t ₅₄		9,10,11	01	3	40	ns
10012 hour dolay	5 4		0,10,11	02	3	40	
		_		03	3	37	
TOUT3 valid delay	tee		9,10,11	01	3	93	ns
. 3010 valid dolay	t ₅₅		5,10,11	02	3	93	
				03	3	90	1

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-89593
	REVISION LEVEL D	SHEET 8

	TABLE I. Electrical performan	ce characteristics -	Continued.	
<u>1</u> /	Guaranteed to the limit specified herein, if not tested.			
<u>2</u> /	These pins should not be left floating.			
<u>3</u> /	$I_{\hbox{CC}}$ is specified with inputs driven to CMOS levels, and outputs elevels, or if outputs are driving TTL loads.	driving CMOS loads	s. I _{CC} may be higher if inpu	uts are driven to TTL
<u>4</u> /	All outputs loaded to 50 pf.			
		SIZE		
	STANDARD MICROCIRCUIT DRAWING	Α		5962-89593
	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 9





FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 10



Symbol Inche		hes	Millim	eters	
		Max	Min	Max	
А	.088	.115	2.23	2.92	
A ₁	.078	.094	1.98	2.39	
A ₂	.006	.012	0.15	0.30	
В	.007	.010	0.18	0.25	
С	.004	.006	0.10	0.15	
D	2.480	2.520	63.00	64.01	
D ₁	1.120	1.140	28.45	28.96	
D ₂	1.00 E	BASIC	25.40 BASIC		
D ₃	.500 E	BASIC	12.70 BASIC		
e ₁	.023	.027	0.58	0.69	
Н	1.150	BASIC	29.21 BASIC		
H ₁	2.30 E	BASIC	58.42 BASIC		
H ₂	.650 E	.650 BASIC		BASIC	
L	.365	.395	9.27 10.03		
N		164 TER	RMINALS		
S	.060	.080	1.52	2.03	
S ₁	.060	.076	1.52	1.93	

NOTES:

- 1. Dimensions are in inches.
- 2. Metric equivalents are given for general information only.
- 3. Symbols B and C dimensions shall be increased by .002 inch when solder coat is added.

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		D	11

Case Y

Signal

D1

D24

D16

D8

D0

VSS

VCC

READYO

TOUT1/REF

HOLD

M/TO

V_{SS}
V_{CC}
NC
NC
NC
W/R
D/C
TOUT3
TOUT2/TRQ3
CPURST
NC

 $V_{\rm CC}$ $V_{\rm SS}$ $V_{\rm CC}$ NC

 V_{SS}

Pin Signal Pin Signal <t< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>							
2 V _{CC} 29 V _{SS} 56 D ₅ 83 3 V _{SS} 30 V _{CC} 57 D ₂₈ 84 4 A ₅ 31 A ₂₃ 58 D ₂₀ 85 5 A ₆ 32 A ₂₄ 59 D ₁₂ 86 6 A ₇ 33 A ₂₅ 60 V _{CC} 87 7 A ₈ 34 A ₂₆ 61 V _{SS} 88 8 A ₉ 35 A ₂₇ 62 NC 89 9 V _{CC} 36 A ₂₈ 63 NC 90 10 V _{SS} 37 A ₂₉ 64 V _{CC} 91 11 A ₁₀ 38 A ₃₀ 65 D ₄ 92 12 A ₁₁ 39 A ₃₁ 66 D ₂₇ 93 13 A ₁₂ 40 NC 67 D ₁₉ 94 14 A ₁₃ 41 D ₃₁ 68 D ₁₁ 95 16 V _{SS} <t< td=""><td>Pin</td><td>Signal</td><td>Pin</td><td>Signal</td><td>Pin</td><td>Signal</td><td>Pin</td></t<>	Pin	Signal	Pin	Signal	Pin	Signal	Pin
2 V _{CC} 29 V _{SS} 56 D ₅ 83 3 V _{SS} 30 V _{CC} 57 D ₂₈ 84 4 A ₅ 31 A ₂₃ 58 D ₂₀ 85 5 A ₆ 32 A ₂₄ 59 D ₁₂ 86 6 A ₇ 33 A ₂₅ 60 V _{CC} 87 7 A ₈ 34 A ₂₆ 61 V _{SS} 88 8 A ₉ 35 A ₂₇ 62 NC 89 9 V _{CC} 36 A ₂₈ 63 NC 90 10 V _{SS} 37 A ₂₉ 64 V _{CC} 91 11 A ₁₀ 38 A ₃₀ 65 D ₄ 92 12 A ₁₁ 39 A ₃₁ 66 D ₂₇ 93 13 A ₁₂ 40 NC 67 D ₁₉ 94 14 A ₁₃ 41 D ₃₁ 68 D ₁₁ 95 16 V _{SS} <t< td=""><td>1</td><td>A₄</td><td>28</td><td>A₂₂</td><td>55</td><td>D₁₃</td><td>82</td></t<>	1	A ₄	28	A ₂₂	55	D ₁₃	82
3 V _{SS} 30 V _{CC} 57 D ₂₈ 84 4 A ₅ 31 A ₂₃ 58 D ₂₀ 85 5 A ₆ 32 A ₂₄ 59 D ₁₂ 86 6 A ₇ 33 A ₂₅ 60 V _{CC} 87 7 A ₈ 34 A ₂₆ 61 V _{SS} 88 8 A ₉ 35 A ₂₇ 62 NC 89 9 V _{CC} 36 A ₂₈ 63 NC 90 10 V _{SS} 37 A ₂₉ 64 V _{CC} 91 11 A ₁₀ 38 A ₃₀ 65 D ₄ 92 12 A ₁₁ 39 A ₃₁ 66 D ₂₇ 93 13 A ₁₂ 40 NC 67 D ₁₉ 94 14 A ₁₃ 41 D ₃₁ 68 D ₁₁ 95 16 V _{SS} <td>2</td> <td></td> <td>29</td> <td></td> <td>56</td> <td></td> <td>83</td>	2		29		56		83
4 A5 31 A23 58 D20 85 5 A6 32 A24 59 D12 86 6 A7 33 A25 60 VCC 87 7 A8 34 A26 61 VSS 88 8 A9 35 A27 62 NC 89 9 VCC 36 A28 63 NC 90 10 VSS 37 A29 64 VCC 91 11 A10 38 A30 65 D4 92 12 A11 39 A31 66 D27 93 13 A12 40 NC 67 D19 94 14 A13 41 D31 68 D11 95 15 VCC 42 D23 69 D3 96 17 A14 44 D7 71 D18 98 18 A15 45 D30 72 D10 <	3	V _{SS}	30	v _{cc}	57		84
5 A ₆ 32 A ₂₄ 59 D ₁₂ 86 6 A ₇ 33 A ₂₅ 60 V _{CC} 87 7 A ₈ 34 A ₂₆ 61 V _{SS} 88 8 A ₉ 35 A ₂₇ 62 NC 89 9 V _{CC} 36 A ₂₈ 63 NC 90 10 V _{SS} 37 A ₂₉ 64 V _{CC} 91 11 A ₁₀ 38 A ₃₀ 65 D ₄ 92 12 A ₁₁ 39 A ₃₁ 66 D ₂₇ 93 13 A ₁₂ 40 NC 67 D ₁₉ 94 14 A ₁₃ 41 D ₃₁ 68 D ₁₁ 95 15 V _{CC} 42 D ₂₃ 69 D ₃ 96 16 V _{SS} 43 D ₁₅ 70 D ₂₆ 97 17 A ₁₄ </td <td>4</td> <td></td> <td>31</td> <td></td> <td>58</td> <td></td> <td>85</td>	4		31		58		85
6 A7 33 A25 60 VCC 87 7 A8 34 A26 61 VSS 88 8 A9 35 A27 62 NC 89 9 VCC 36 A28 63 NC 90 10 VSS 37 A29 64 VCC 91 11 A10 38 A30 65 D4 92 12 A11 39 A31 66 D27 93 13 A12 40 NC 67 D19 94 14 A13 41 D31 68 D11 95 15 VCC 42 D23 69 D3 96 16 VSS 43 D15 70 D26 97 17 A14 44 D7 71 D18 98 19 A16 45 D30 72 D10 99 19 A16 VSS 73 D2 100	5	A ₆	32		59		86
7 A ₈ 34 A ₂₆ 61 V _{SS} 88 8 A ₉ 35 A ₂₇ 62 NC 89 9 V _{CC} 36 A ₂₈ 63 NC 90 10 V _{SS} 37 A ₂₉ 64 V _{CC} 91 11 A ₁₀ 38 A ₃₀ 65 D ₄ 92 12 A ₁₁ 39 A ₃₁ 66 D ₂₇ 93 13 A ₁₂ 40 NC 67 D ₁₉ 94 14 A ₁₃ 41 D ₃₁ 68 D ₁₁ 95 15 V _{CC} 42 D ₂₃ 69 D ₃ 96 16 V _{SS} 43 D ₁₅ 70 D ₂₆ 97 17 A ₁₄ 44 D ₇ 71 D ₁₈ 98 18 A ₁₅ 45 D ₃₀ 72 D ₁₀ 99 19 A ₁₆ 46 V _{SS} 73 D ₂ 100 20 A ₁₇	6	A ₇	33		60		87
8 A9 35 A27 62 NC 89 9 V _{CC} 36 A28 63 NC 90 10 V _{SS} 37 A29 64 V _{CC} 91 11 A10 38 A30 65 D4 92 12 A11 39 A31 66 D27 93 13 A12 40 NC 67 D19 94 14 A13 41 D31 68 D11 95 15 V _{CC} 42 D23 69 D3 96 16 V _{SS} 43 D15 70 D26 97 17 A14 44 D7 71 D18 98 18 A15 45 D30 72 D10 99 19 A16 46 V _{SS} 73 D2 100 20 A17 47 V _{CC} 74 V _{SS} 101 21 NC 49 D14 76	7	A ₈	34		61		88
9 V _{CC} 36 A ₂₈ 63 NC 90 10 V _{SS} 37 A ₂₉ 64 V _{CC} 91 11 A ₁₀ 38 A ₃₀ 65 D ₄ 92 12 A ₁₁ 39 A ₃₁ 66 D ₂₇ 93 13 A ₁₂ 40 NC 67 D ₁₉ 94 14 A ₁₃ 41 D ₃₁ 68 D ₁₁ 95 15 V _{CC} 42 D ₂₃ 69 D ₃ 96 16 V _{SS} 43 D ₁₅ 70 D ₂₆ 97 17 A ₁₄ 44 D ₇ 71 D ₁₈ 98 18 A ₁₅ 45 D ₃₀ 72 D ₁₀ 99 19 A ₁₆ 46 V _{SS} 73 D ₂ 100 20 A ₁₇ 47 V _{CC} 74 V _{SS} 101 21 NC 48 D ₂₂ 75 V _{CC} 102 22 NC <td>8</td> <td></td> <td>35</td> <td></td> <td>62</td> <td></td> <td>89</td>	8		35		62		89
10 V _{SS} 37 A ₂₉ 64 V _{CC} 91 11 A ₁₀ 38 A ₃₀ 65 D ₄ 92 12 A ₁₁ 39 A ₃₁ 66 D ₂₇ 93 13 A ₁₂ 40 NC 67 D ₁₉ 94 14 A ₁₃ 41 D ₃₁ 68 D ₁₁ 95 15 V _{CC} 42 D ₂₃ 69 D ₃ 96 16 V _{SS} 43 D ₁₅ 70 D ₂₆ 97 17 A ₁₄ 44 D ₇ 71 D ₁₈ 98 18 A ₁₅ 45 D ₃₀ 72 D ₁₀ 99 19 A ₁₆ 46 V _{SS} 73 D ₂ 100 20 A ₁₇ 47 V _{CC} 74 V _{SS} 101 21 NC 49 D ₁₄ 76 D ₂₅ 103 23 V _{CC} 50 D ₆ 77 D ₁₇ 104 24 A	9		36		63	NC	90
11 A ₁₀ 38 A ₃₀ 65 D ₄ 92 12 A ₁₁ 39 A ₃₁ 66 D ₂₇ 93 13 A ₁₂ 40 NC 67 D ₁₉ 94 14 A ₁₃ 41 D ₃₁ 68 D ₁₁ 95 15 V _{CC} 42 D ₂₃ 69 D ₃ 96 16 V _{SS} 43 D ₁₅ 70 D ₂₆ 97 17 A ₁₄ 44 D ₇ 71 D ₁₈ 98 18 A ₁₅ 45 D ₃₀ 72 D ₁₀ 99 19 A ₁₆ 46 V _{SS} 73 D ₂ 100 20 A ₁₇ 47 V _{CC} 74 V _{SS} 101 21 NC 48 D ₂₂ 75 V _{CC} 102 22 NC 49 D ₁₄ 76 D ₂₅ 103 23 V _{CC} 50 D ₆ 77 D ₁₇ 104 24 A ₁₉	10		37		64	V _{CC}	91
12 A ₁₁ 39 A ₃₁ 66 D ₂₇ 93 13 A ₁₂ 40 NC 67 D ₁₉ 94 14 A ₁₃ 41 D ₃₁ 68 D ₁₁ 95 15 V _{CC} 42 D ₂₃ 69 D ₃ 96 16 V _{SS} 43 D ₁₅ 70 D ₂₆ 97 17 A ₁₄ 44 D ₇ 71 D ₁₈ 98 18 A ₁₅ 45 D ₃₀ 72 D ₁₀ 99 19 A ₁₆ 46 V _{SS} 73 D ₂ 100 20 A ₁₇ 47 V _{CC} 74 V _{SS} 101 21 NC 48 D ₂₂ 75 V _{CC} 102 22 NC 49 D ₁₄ 76 D ₂₅ 103 23 V _{CC} 50 D ₆ 77 D ₁₇ 104 24 A ₁₈ 51 V _{SS} 79 V _{SS} 106 26 A	11		38		65		92
13 A ₁₂ 40 NC 67 D ₁₉ 94 14 A ₁₃ 41 D ₃₁ 68 D ₁₁ 95 15 V _{CC} 42 D ₂₃ 69 D ₃ 96 16 V _{SS} 43 D ₁₅ 70 D ₂₆ 97 17 A ₁₄ 44 D ₇ 71 D ₁₈ 98 18 A ₁₅ 45 D ₃₀ 72 D ₁₀ 99 19 A ₁₆ 46 V _{SS} 73 D ₂ 100 20 A ₁₇ 47 V _{CC} 74 V _{SS} 101 21 NC 48 D ₂₂ 75 V _{CC} 102 22 NC 49 D ₁₄ 76 D ₂₅ 103 23 V _{CC} 50 D ₆ 77 D ₁₇ 104 24 A ₁₈ 51 V _{SS} 78 D ₉ 105 25 A ₁₉ 52 V _{CC} 79 V _{SS} 106 26 A	12		39		66	D ₂₇	93
14 A ₁₃ 41 D ₃₁ 68 D ₁₁ 95 15 V _{CC} 42 D ₂₃ 69 D ₃ 96 16 V _{SS} 43 D ₁₅ 70 D ₂₆ 97 17 A ₁₄ 44 D ₇ 71 D ₁₈ 98 18 A ₁₅ 45 D ₃₀ 72 D ₁₀ 99 19 A ₁₆ 46 V _{SS} 73 D ₂ 100 20 A ₁₇ 47 V _{CC} 74 V _{SS} 101 21 NC 48 D ₂₂ 75 V _{CC} 102 22 NC 49 D ₁₄ 76 D ₂₅ 103 23 V _{CC} 50 D ₆ 77 D ₁₇ 104 24 A ₁₈ 51 V _{SS} 78 D ₉ 105 25 A ₁₉ 52 V _{CC} 79 V _{SS} 106 26 A ₂₀ 53 D ₂₉ 80 CLK2 107	13		40		67		94
15 V _{CC} 42 D ₂₃ 69 D ₃ 96 16 V _{SS} 43 D ₁₅ 70 D ₂₆ 97 17 A ₁₄ 44 D ₇ 71 D ₁₈ 98 18 A ₁₅ 45 D ₃₀ 72 D ₁₀ 99 19 A ₁₆ 46 V _{SS} 73 D ₂ 100 20 A ₁₇ 47 V _{CC} 74 V _{SS} 101 21 NC 48 D ₂₂ 75 V _{CC} 102 22 NC 49 D ₁₄ 76 D ₂₅ 103 23 V _{CC} 50 D ₆ 77 D ₁₇ 104 24 A ₁₈ 51 V _{SS} 78 D ₉ 105 25 A ₁₉ 52 V _{CC} 79 V _{SS} 106 26 A ₂₀ 53 D ₂₉ 80 CLK2 107	14		41	D ₃₁	68		95
16 V _{SS} 43 D ₁₅ 70 D ₂₆ 97 17 A ₁₄ 44 D ₇ 71 D ₁₈ 98 18 A ₁₅ 45 D ₃₀ 72 D ₁₀ 99 19 A ₁₆ 46 V _{SS} 73 D ₂ 100 20 A ₁₇ 47 V _{CC} 74 V _{SS} 101 21 NC 48 D ₂₂ 75 V _{CC} 102 22 NC 49 D ₁₄ 76 D ₂₅ 103 23 V _{CC} 50 D ₆ 77 D ₁₇ 104 24 A ₁₈ 51 V _{SS} 78 D ₉ 105 25 A ₁₉ 52 V _{CC} 79 V _{SS} 106 26 A ₂₀ 53 D ₂₉ 80 CLK2 107	15		42		69		96
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	16		43		70	D ₂₆	97
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	17		44		71		98
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	18		45	D ₃₀	72		99
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	19		46		73		100
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	20	A ₁₇	47		74	V_{SS}	101
22 NC 49 D ₁₄ 76 D ₂₅ 103 23 V _{CC} 50 D ₆ 77 D ₁₇ 104 24 A ₁₈ 51 V _{SS} 78 D ₉ 105 25 A ₁₉ 52 V _{CC} 79 V _{SS} 106 26 A ₂₀ 53 D ₂₉ 80 CLK2 107	21	NC	48		75	V _{CC}	102
23 V _{CC} 50 D ₆ 77 D ₁₇ 104 24 A ₁₈ 51 V _{SS} 78 D ₉ 105 25 A ₁₉ 52 V _{CC} 79 V _{SS} 106 26 A ₂₀ 53 D ₂₉ 80 CLK2 107	22	NC	49		76		103
24 A ₁₈ 51 V _{SS} 78 D ₉ 105 25 A ₁₉ 52 V _{CC} 79 V _{SS} 106 26 A ₂₀ 53 D ₂₉ 80 CLK2 107	23	V _{CC}	50		77		104
26 A ₂₀ 53 D ₂₉ 80 CLK2 107	24		51	V _{SS}	78		105
26 A ₂₀ 53 D ₂₉ 80 CLK2 107	25		52		79	V _{SS}	106
	26	A ₂₀	53		80		107
	27		54		81	V _{SS}	108

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 12

Case Y

		1		
Pin	Signal		Pin	Signal
109	READY		123	TRQ18
110	RESET		124	TRQ19
111	WSC1		125	TRQ20
112	WSC0		126	TRQ2
113	V _{SS}		127	TRQ2
114	CLKIN		128	TRQ2
115	V _{CC}		129	V _{CC}
116	TRQ11		130	V _{SS}
117	TRQ12		131	DREQ0
118	TRQ13		132	DREQ1
119	TRQ14		133	DREQ2
120	TRQ15		134	DREQ3
121	TRQ16		135	DREQ4/TRQ9
122	TRQ17		136	DREQ5

Pin	Signal
137	NA
138	DREQ6
139	DREQ7
140	V _{CC}
141	V_{SS}
142	NC
143	NC
144	NC
145	NC
146	HLDA
147	INT
148	NC
149	NC
150	EDACK0

Pin	Signal
151	EDACK1
152	EDACK2
153	V _{CC}
154	V _{CC}
155	EOP
156	ADS
157	BE ₀
158	BE ₁
159	BE ₂
160	BE ₃
161	V _{CC}
162	V_{SS}
163	
164	A ₂ A ₃

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-89593
	REVISION LEVEL D	SHEET 13

Case Z

Pin/signal	Pin/signal	Pin/signal	Pin/signal
A7	A8 B9 C1 B9 C11 C11 C11 C12 E13 F14 J13 B8 C9 B11 B13 C13 E14 G12 H13 C8 A10 C10 C12 D14 F12 G13 K14 A9 B10 B12 C13 E12 C13 E12 F13 E12 F13 H14 J14 J14 N12 RE M12 CPU	M14 VCC P1 VCC P1 VCC P2 VCC P14 VCC D1 VCC C14 VCC B1 VCC A2 VCC A4 VCC A12 VCC A14 VCC G14 CLK; L12 D/C K12 W/R L13 M/TC K2 ADS N4 NA J12 HOLI M3 HLD; M6 DREC P5 DREC N5 DREC P4 DREC P5 DREC N5 DREC P4 DREC N5 DREC P4 DREC N5 DREC P4 DREC N5 DREC N5 DREC N5 DREC N5 DREC N6 DREC N6 DREC N6 DREC N6 DREC N7 DREC N8 DR	P13

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		D	14






FIGURE 3. Functional block diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		D	15




AC TEST CIRCUIT



NOTE: All ac timings are tested at 1.5 V threshold, unless otherwise specified.

FIGURE 4. AC test circuit and timing waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		D	16



LEGEND:

- A Maximum output delay specification.
- B Minimum output delay specification.
- C Minimum input setup specification.
- D Minimum input hold specification.

NOTES:

- 1. Input waveforms have $t_r \le 2$ ns from 0.8 V to 2 V.
- 2. Under rated loading (120 pF): output t_r , t_f is typically \le 4 ns from 0.8 V to 2 V. 3. All timing measurements are tested at 1.5 V, unless otherwise specified.

Drive levels and measurements points for ac specification.

FIGURE 4. AC test circuit and timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 17






FIGURE 4. AC test circuit and timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		D	18






RESET TIMING

FIGURE 4. AC test circuit and timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		D	19



TIMER OUTPUT DELAYS

FIGURE 4. AC test circuit and timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 20




FIGURE 4. AC test circuit and timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89593
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 21




FIGURE 4. AC test circuit and timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89593
		REVISION LEVEL D	SHEET 22

- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ} C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
Group A test requirements (method 5005)	1*, 2, 3, 7*, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	2, 8a, 10

^{*} PDA applies to subgroup 1.

- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} and C_{CLK} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
 - d. Subgroups 7 and 8 shall include verification of the functionality of the device. These tests form a part of the manufacturer's test tape and shall be maintained and available from the approved source of supply.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89593
		REVISION LEVEL D	SHEET 23

4.3.2 Groups C and D inspections

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_{\Delta} = +125^{\circ} \text{ C}$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein).
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal .
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

6.7 Pin descriptions.

Pin name	I/O	Description
-		'
A ₀ -A ₃₁	I/O	Address bus. This is the 32-bit address bus. The addresses are doubleword memory and I/O addresses. These are three-state signals which are active active only during master mode. The address lines should be connected directly to the CPU's local bus.
D ₀ -D ₃₁	I/O	Data bus. This is the 32-bit data bus. These pins are active outputs during interrupt acknowledges, during slave accesses, and when the device is in the master mode.
CLK2	I	Processor clock. This pin must be connected to CLK2. The device monitors the phase of this clock in order to remain synchronized with the CPU. This clock drives all of the internal synchronous circuitry.
D/C	I/O	Data/control. D/C is used to distinguish between CPU control cycles and DMA or CPU data access cycles. It is active as an output only in the master mode.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89593
		REVISION LEVEL D	SHEET 24

Pin name	I/O	Description - Continued.
BE ₀	I/O	Byte enable 0. BE ₀ active indicates that data bits D ₀ -D ₇ are being acce <u>ssed</u> are being accessed or are valid. It is connected directly to the CPU's BE ₀ . The byte enable signals are active outputs when the device is in the master master mode.
 ВЕ ₁	I/O	Byte enable 1. BE ₁ active indicates that data bits D ₈ -D ₁₅ are being accessed or are valid. It is connected directly to the CPU's BE ₁ . The byte enable signals are active only when the device is in the master mode.
BE ₂	I/O	Byte enable 2. \overline{BE}_2 active indicates that data bits D_{15} - D_{23} are being accessed or are valid. It is connected directly to the CPU's \overline{BE}_2 . The byte enable signals are active only when the device is in the master mode.
BE ₃	I/O	Byte enable 3. \overline{BE}_3 active indicates that data bits D_{24} - D_{31} are being accessed or are valid. The byte enable signals are active only when the device is in the master mode. This pin should be connected directly to the CPU's \overline{BE}_3 . This pin is used for factory testing and must be low during reset. The CPU drivers \overline{BE}_3 low during reset.
HOLD	0	Hold request. This is an active-high signal to the CPU to request control of the system bus. When control is granted, the CPU activates the hold acknowledge signal (HLDA).
HLDA	ı	Hold acknowledge. This input signals tells the DMA controller that the CPU has relinquished control of the system bus to the DMA controller.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89593
		REVISION LEVEL D	SHEET 25

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 95-09-26

Approved sources of supply for SMD 5962-89593 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-8959301YX	34649	MQ82380-16/Q
5962-8959301ZX	34649	MG82380-16/Q
5962-8959302YX	34649	MQ82380-20/Q
5962-8959302ZX	34649	MG82380-20/Q
5962-8959303YX	34649	MQ82380-25/Q
5962-8959303ZX	34649	MG82380-25/Q

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE Vendor name <u>number</u> <u>and address</u>

34649 Intel Corporation

3065 Bowers Ave. Santa Clara, CA 95051

Point of contact: 5800 W. Chandler Blvd.

Chandler, AZ 85226

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.